Senior FPGA Design Engineer - #1673215
Logik Source
Based in the English Riviera, this exciting new opportunity will join an established startup company to develop technologies for a sustainable future through ML and Datacentre technologies.
The experience FPGA Design Engineer will be responsible for FPGA Design for the development of high-speed network interface cards. Key responsibilities will include Microarchitecture definition, RTL Implementation / synthesis/timing closure, Verification / Testing using SystemVerilog and delivering & validating FPGA based lab setups for trials.
The successful candidate will have a good relevant degree, along with:
- Extensive hand on industry experience of FPGA Design for network applications a 100Gbps and above
- Experience using PCIe, CXL, RDMA, DDR4, bare metal use of high-speed transceivers, Ethernet, IP.
- Comprehensive understanding of clock domain crossing techniques.
- Strong knowledge of FPGA tool flows (synthesis, partitioning, place & route, timing analysis).
- Excellent skills in SystemVerilog/Verilog/VHDL.
- Scripting in Python / Tcl
- Driver expertise
The company offer an excellent salary, along with a bonus up to 85%, flexible and hybrid working, exciting technology and a great team working environment in new offices. Please apply with your cv for more information.
How to apply
To apply for this job you need to authorize on our website. If you don't have an account yet, please register.
Post a resume